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ABSTRACT
The extensive use of digital controllers demands a growing
effort to prevent design errors that appear due to finite-
word length (FWL) effects. However, there is still a gap,
regarding verification tools and methodologies to check im-
plementation aspects of control systems. Thus, the present
paper describes an approach, which employs bounded model
checking (BMC) techniques, to verify fixed-point digital con-
trollers represented by state-space equations. The experi-
mental results demonstrate the sensitivity of such systems
to FWL effects and the effectiveness of the proposed ap-
proach to detect them. To the best of my knowledge, this
is the first contribution tackling formal verification through
BMC of fixed-point state-space digital controllers.
CCS Concepts
•Computer systems organization → Real-time sys-
tems; Embedded systems; •Software and its engineer-
ing → Model checking; Formal methods; •Theory of
computation → Verification by model checking;
Keywords
Real-time Systems; Model Checking; State-Space; Formal
Verification; Digital Controllers.
1. MOTIVATION
In real-time systems, digital controllers are algorithms
that manipulate digital signals, in order to influence the be-
havior of a system [29]; it can be mathematically expressed
as difference equations, transfer functions, or state-space
equations. In this particular work, the focus is on state-space
models, which represent the behavior of a system through
a state evolution equation x˙(n + 1) and an instantaneous
output equation y(n), as follows:
x˙(n+ 1) = Ax(n) +Bu(n)
y(n) = Cx(n) +Du(n),
(1)
where A, B, C, and D are matrices that fully specify a dig-
ital system. Such models can be translated into algorithms
and implemented in several kinds of microprocessors (e.g.,
field programmable gate arrays (FPGA) devices [27] and dig-
ital signal processors [24]). Importantly, each one of these
platforms can manipulate and represent numbers using dif-
ferent formats and arithmetics (e.g., number of bits, fixed-
or floating-point arithmetic), which can directly affect the
performance and precision of the digital-control system [7].
In fact, such systems are vulnerable to finite word-length
(FWL) effects [15, 19], which can cause several quantization
problems, such as truncation or round-off errors. Particu-
larly, in such circumstances, the precision of each element
from matrices A, B, C, and D will be affected by FWL ef-
fects, which can compromise the system’s properties (e.g.,
stability). Additionally, fixed-point processors present high
processing speed with reduced cost, which makes them a
valuable choice for designing digital controllers; nonetheless,
such an approach might lead to more nonlinearities, round-
off errors, and overflows.
In order to tackle such problem, this paper proposes a
verification methodology based on bounded model checking
(BMC) techniques [11], which verifies properties on state-
space digital controllers, by means of a verification tool named
as Digital-Systems Verifier (DSVerifier). It is worth noting
that this paper extends a previous work [7, 18, 2, 13, 6]. In
particular, the major improvement of the DSVerifier version
described here relies on the support for state-space mod-
els, which allows a better insight about the internal system
behavior, enables the verification of new properties (e.g.,
controllability and observability), and considers initial con-
ditions for system analysis [14]. In addition, DSVerifier now
supports two efficient model-checking tools as back-end: ES-
BMC [12, 28] (previously supported) and CBMC [22, 10].
2. BACKGROUND AND RELATEDWORK
In order to deal with FWL effects on digital systems,
some approaches suggest special metrics, search algorithms
or methodologies to achieve an optimal word-length and
avoid FWL effects [25, 17, 8, 20, 26, 31]. There are also
simulation tools (e.g., LabVIEW [21] and MATLAB [30]),
which are traditionally used by control engineers. However,
such approaches depend on input stimulation to evaluate the
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state-space of a system, which might not exploit all possi-
ble conditions that a system can exhibit. In contrast, Alur
et al. [3, 4] proposed the prior automated verification ap-
proaches, regarding model checking, which inspired the de-
velopment of other verifiers for cyber-physical systems and
hybrid automata (e.g., Maellan [32], Open-Kronos [33], and
UPPAAL [5]). Nonetheless, differently from the work pre-
sented here, such approaches do not tackle system robust-
ness related to implementation aspects [7, 18, 2].
3. METHODOLOGY
DSVerifier works as front-end for BMC tools (with sup-
port to full ANSI-C verification), in order to verify state-
space digital systems. As one can see in Figure 1, the ver-
ification methodology proposed in this paper is split into
two main stages as follows: manual (user) and automated
(DSVerifier) procedures. In the former, the software engi-
neer manually performs steps 1 to 3. Step 1 is related to the
design process of a digital system, while step 2 to its imple-
mentation details, i.e., numerical representation < I, F >,
where I is the number of bits for the integer part, and F is
the number of bits for the fractional part. Then, in step 3
the user chooses a property φ to be verified (e.g., quantiza-
tion error), a maximum verification time, a bound k, and a
BMC tool. Importantly, all specifications from the previous
steps are detailed in an input file using the same syntax as
MATLAB code standard.
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Figure 1: Verification methodology.
After that, DSVerifier receives the respective input file
and then performs the verification of the desired property
φ; it is worth noting that steps A to C are completely
automatic. In step A, DSVerifier builds an intermediate
ANSI-C code for the digital system implementation. Then,
in Step B, it formulates a FWL model using a function
FWL[·] : R → Q[R], which applies the FWL effects to a
state-space digital system, where Q[R] represents the quan-
tized set of representable real numbers in the chosen im-
plementation format. Finally in the step C, the transla-
tion of the resulted ANSI-C code (i.e., the respective quan-
tized state-space digital system) into SAT or SMT formulae
is completed, by a highly efficient bounded model-checking
tool (e.g., ESBMC or CBMC) [12, 22]. Here, DSVerifier
symbolically checks a given property φ w.r.t. digital sys-
tems. If any violation is found, then DSVerifier reports a
counterexample, which contains system inputs that lead to
a failure. A successful verification result is reported if the
system is safe w.r.t. φ up to a bound k.
As aforementioned, DSVerifier supports the verification of
the following properties regarding quantized digital system:
Quantization error - it checks whether the output quan-
tization is inside a tolerable bound; Stability - it checks
digital-system stability using the Eigen Library [16]; Con-
trollability - it checks whether a digital system M is con-
trollable, based on the rank of its controllability matrix; and
Observability - it checks whether a digital system M is
observable, based on the rank of its observability matrix.
It is worth noting that all numerical operations are per-
formed through fixed-point arithmetic, according to a cer-
tain precision set by the user, and all properties are sound
and complete. In addition, all aforementioned verifications
can be performed in a closed-loop configuration.
4. PRELIMINARY RESULTS
For the following evaluation, an automatic test-suite was
developed, with 25 digital systems1 extracted from litera-
ture [1, 23]. In particular, this study employs CBMC v5.4,
with the SAT solver MiniSAT v2.2.0 [9]. All systems are
checked against four properties, as described in Section 3,
using a 32-bits micro-controller hardware configuration with
three precisions (8, 16, and 32-bits), which results in 300
verifications.
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Figure 2: Experimental results.
Indeed, all components of the test-suite are stable, con-
trollable, and observable; however, based on the experimen-
tal results shown in Figure 2, one may noticed that (i) the
properties of a digital system might not be held, once quan-
tization errors affect its representation, (ii) the lower the
precision, the higher its sensibility to FWL effects, and (iii)
controllability and observability are less sensitive to FWL
effects, once they only rely on the system’s coefficients. In
addition, all 300 verifications were performed in approxi-
mately 7 hours. Finally, the failed cases were validated with
Simulink [34], using the respective counterexample.
Contributions. Particularly, this work makes four ma-
jor contributions: (i) support for state-space representa-
tions, (ii) verification of quantization error for single-input
and single-output (SISO) systems [29], (iii) stability (for
state-space systems), controllability and observability verifi-
cations for SISO and multi-input and multi-output (MIMO)
systems [29], and (iv) closed-loop verification for the afore-
mentioned properties. To the best of my knowledge, this is
the first report addressing formal verification through BMC
of fixed-point digital controllers, based on the state-space
representation. In future, other properties and BMC tools
will be integrated into DSVerifier, in addition to support for
systems with uncertainties.
1DSVerifier, all benchmarks, and a detailed test evaluation
are available at www.dsverifier.org/
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